Glew has posted his up to date CV on a web site, and writes about an architecture he proposed for AMD's "K10" chip - which would include multilevel everything, and would support implicit multithreading, speculative multithreading, skipahead multithreading and lightweight user level forking.
He says in his CV that he isn't disclosing any AMD future plans, but that these are things he had proposed but have been rejected.
The CV mentions that he wrote an instruction set architecture roadmap, a proposal that might be followed up by AMD in a long term plan for instruction set extensions "post AMD 64".
His CV is here. µ
Looks like someone pressed the wrong button on the routing machine
Half-Life 3 VR anyone
Whilst some old favourites graduate to the main browser