She is a winsome wee thing, She is a handsome wee thing, She is a bonny wee thing, This sweet wee wife o' mine - Robert Burns
CHIPMAKER Intel will move its Xeon Phi accelerator card from being a PCI-Express board to becoming a coprocessor located on-die in future process nodes.
Intel's Many Integrated Core (MIC) architecture was rebranded as Xeon Phi at this week's ISC, however the add-on MIC accelerator card will eventually become an on-die module once transistor density can be increased. Rajeeb Hazra, VP of Intel's Architecture Group told The INQUIRER that the company is already looking at moving the MIC coprocessor onto the same die as the CPU.
Hazra was asked whether Xeon Phi's MIC architecture will become a coprocessor, much like the firm used in its 386 chip for floating point arithmetic. "Absolutely.[...] The future is absolutely headed that way, and it is closer than you think," Hazra replied.
However, Intel cannot just plop a MIC core alongside an Ivy Bridge Xeon core, as Hazra explained. "The one challenge is simply transistor density, you need to get to [an] advanced process node that gives you enough transistor density to be able to put it on one die. The other [challenge] is systems software that can deal with heterogeneity on die."
Accelerators need access to very high bandwidth memory, and while processor caches continue to increase in size, seeing 8GB of GDDR5 in a CPU package seems highly unlikely. Hazra wouldn't go into detail but said, "At that point in time you probably won't be looking at GDDR, there are other efforts."
Since Intel's Xeon Phi will use the 22nm Tri-gate process node that made its debut with the Ivy Bridge architecture a few months ago, at the very least it will be two years before Intel puts MIC on the same die as Xeon processors. While Hazra said Intel's process node cadence is predictable, it is likely his team will end up waiting for improvements in memory technology in addition to a smaller process node. µ
Sign up for INQbot – a weekly roundup of the best from the INQ