The Inquirer-Home

Planar transistors are given a new lease on life by ex-ATI boss

Even chip designers don't like 3D much
Mon Jun 06 2011, 17:47

CHIP DESIGN OUTFIT Suvolta released its Powershrink CMOS transistor technology that it claims will reduce the power consumption of CMOS circuits.

Suvolta, which has ex-ATI CEO David Orton as one of its directors, has been working on process technologies that will allow chip manufacturers to reduce current leakage without any significant decrease in performance. The firm's Powershrink technology uses Deeply Depleted Channel (DDC) CMOS transistors and DDC-optimised circuits and design techniques.

According to Suvolta, the use of DDC allows chipmakers to reduce power supply voltages by up to 30 per cent and reduce power leakage by 80 per cent. Most importantly, DDC technology can be used in the fabrication of CPUs and system-on-chip packages built for use in smartphones and tablets.

Suvolta's DDC technology has been picked up by Fujitsu for its 65nm process node. 65nm is almost prehistoric when you consider that Intel showed off its 22nm Tri-gate transistor technology in May. However Suvolta claims that the leakage on its 65nm process node is less than that of Intel's 45nm process node. That's an impressive claim that will no doubt be put to the test as chip firms will want to get away with lower fab costs.

Suvolta was keen to stress the ease with which firms can adopt DDC technology. After all it's no use if the cost of implementing DDC offsets any yield gains. To that end, Suvolta said that its DDC technology does not require new equipment or materials in fabs and uses standard design tools and flows.

Bruce McWilliams, president and CEO of SuVolta said, "Lowering semiconductor power consumption has far reaching benefits for the range of applications and products that can be developed. Suvolta is very pleased to be providing the industry with a technology platform that is advancing the possibilities from continued scaling of planar, bulk CMOS technology."

McWilliams' mention of planar CMOS technology is a reference to Intel's announcement that it will use '3D' transistors for its 22nm process node. In making that announcement, Intel said that it could not move to 22nm without it, sounding the death knell for traditional '2D' planar transistors.

Power consumption has always been the fundamental limiting factor in processor design. It's a constraint that affects how fast a processor can run and it ultimately decides whether it is viable to fab a particular chip. Reducing the power consumption of chips can be achieved by two methods, either redesigning the architecture or improving manufacturing techniques.

Since architectures remain fairly stable over decades, it's up to process engineers to step up and enable chip designers and fabs to produce viable chips. Suvolta hopes to cash in on chip designers and fabs that want to squeeze every last penny of revenue from well established process nodes. µ

 

Share this:

blog comments powered by Disqus
Advertisement
Subscribe to INQ newsletters

Sign up for INQbot – a weekly roundup of the best from the INQ

Advertisement
INQ Poll

Mobile versus security

Does the rise of BYOD and mobile devices mean firms are losing control of security?