Sat 22 Nov 2008

RSS Feed

Edited by Paul Hales

Published by Incisive Media Investments Ltd.

Terms and Conditions of use.

To advertise in Europe e-mail here

To advertise in Asia email here.

To advertise in North America email here.

Join the INQbot Mail List for a weekly guide to our news stories:

Subscribe

Intel readies six-core chip

Twice three

CHIP FIRM Intel is preparing to introduce a six core chip called the "Dunnington", a processor that will pave the way for its Nehalem architecture later this year.

According to Eclipse, the “Dunnington” was designed in Bangalore, and will use three dual core 45 nanometre Penryn processors with a shared 16MB L3 cache.

It will use the “Clarksboro” chipset, the report said.

More here. µ

Comments

I don't get it...

How are they going to get to 16mb cache?

16/3 = 5.33 so three dual cores with equal cache are out. Using 2x 6mb and 1x 4mb seems strange.

They could use 1 quad core and tack a dual core on the side, but their quad cores at the mo are 12mb/6mb cache. So the dual core would have to have 4mb cache (which would be odd for a penryn) or 10mb cache (which would be a record).

Anyone know what this thing comprises of?

Whichever way it works, sounds like this thing is going to use an FSB so its going to need liquid nitrogen on the northbridge to run it :P
posted by : George, 23 February 2008

It's simple

It's a shared 16MB cache
posted by : Mike, 01 March 2008

Or...

It's also possible that it would be a 4mb L2 + 4mb Shared L3.
posted by : rob, 14 March 2008

middle of march ?

Where are the duals/quads ones they have been touting for the last 5 months ? Or are they just prepping us for Q2 2009 . Heck the x48 haven't even hit the street and they are talking P45 ,even car dealers let you get it off the lot before they tell you its obsolete .
posted by : Jeff Barron, 15 March 2008

16MB L3 + 3x 3MB L2

Actually the Dunnington will have 3 dual core penryns with 3MB shared L2 cache between each set of cores and 16MB shared L3 connecting all three cores together.

Total Cache = 25MB !

without an on die memory controller these chips need huge caches to keep all 6 cores fed with data.

I'm waiting for nahalem, even with only 8 megs cache it should perform better since it supposed to have tri-channel ddr3 memmory controller!
posted by : ritalin, 22 April 2008
IThound
Search for solutions, reports & analysis

Newsletter signup



 

Top INQ Stories